An Ibex RISC-V Dual-Core Lockstep SoC with Integrated Watchdog, Error Management and Reset Control
Abstract
Open Access Authors : Madhubabu Kandregula, Dr. S. Aruna Mastani Paper ID : IJERTV15IS100658 Volume & Issue : Volume 15, Issue 10 , October – 2026 Published (First Online): 20-10-2026 ISSN (Online) : 2278-0181 Publisher Name : IJERT License: This work is licensed under a Creative Commons Attribution 4.0 International License... --- Source: International Journal of Engineering Research & Technology - https://www.ijert.org/an-ibex-risc-v-dual-core-lockstep-soc-with-integrated-watchdog-error-manage...
Description / Details
Open Access Authors : Madhubabu Kandregula, Dr. S. Aruna Mastani Paper ID : IJERTV15IS100658 Volume & Issue : Volume 15, Issue 10 , October – 2026 Published (First Online): 20-10-2026 ISSN (Online) : 2278-0181 Publisher Name : IJERT License: This work is licensed under a Creative Commons Attribution 4.0 International License...
Source: International Journal of Engineering Research & Technology - https://www.ijert.org/an-ibex-risc-v-dual-core-lockstep-soc-with-integrated-watchdog-error-management-and-reset-control-ijertv15is100658 PDF: https://www.ijert.org/an-ibex-risc-v-dual-core-lockstep-soc-with-integrated-watchdog-error-management-and-reset-control-ijertv15is100658 Original Link: https://www.ijert.org/an-ibex-risc-v-dual-core-lockstep-soc-with-integrated-watchdog-error-management-and-reset-control-ijertv15is100658
Please sign in to join the discussion.
No comments yet. Be the first to share your thoughts!
Oct 20, 2026
Engineering Research
Engineering
0